Category:
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
0
1
2
3
4
5
6
7
8
9
Position:IcFull.com » IC Electronic information » Category: U

IC Electronic information

USB 3.0 host system design applications

In Electronic Infomation Category: U | on March 19,2011

Existing USB 2.0 cable and CD4021BCN datasheet and connector provides four signal lines, including VBus 5V 500mA DC power supply, a pair of DP / DM half-duplex bi-directional differential signal lines, and CD4021BCN price and the ground GND, thus providing four USB cable 2.0 480Mbps data transfer, and CD4021BCN suppliers and DC power supply. USB 3.0 To provide up to 5Gbps data transfer rate, an additional five signal lines, including two pairs of one-way transmission of high-speed (SuperSpeed) differential signal: SSTX +, SSTX-, SSRX +, SSRX-, and multi-set of ground contact, DC power supply capacity will be raised to 5V 900mA. One of the two pairs of differential signal transmission and reception are responsible for providing bi-directional 5Gbps full duplex transmission capability.


Figure 1: USB 3.0 connector, the back of the USB 3.0 SuperSpeed ??signal contacts


Figure 2: USB 3.0 cable diagram, the blue part of the SuperSpeed ??5Gbps signals

SuperSpeed ??5Gbps signal quality of the system design and measurement challenges

USB 3.0 SuperSpeed ??bit transfer rate of up to 5Gbps, and the use of open interfaces, the signal quality will directly affect the device compatibility and transmission efficiency, and user experience are closely related. Control chip, printed circuit boards, connectors, cable and even device-side chipset, which affect the signal quality of the key. Analog transmission for chip design capabilities manufacturers, semiconductor process variations, system vendors are a new design layout printed circuit test. USB 2.0 is different from the experience, the quality of the reference signal will no longer just the transmitter eye diagram (Eye diagram). USB 3.0 independent transmit and receive channel, the system receives the signal quality and the ability to become an important measurement system design targets. Receive Duanliang major test of the analytes measured in different frequency jitter tolerance. The stronger the tolerance of the chip, on behalf of its system design can be more relaxed, you can use a longer signal traces, there are better device compatibility.


Figure 3: USB 3.0 SuperSpeed ??transmitter signal eye diagram measurement (Eye diagram)


Figure 4: USB 3.0 receiver measurements. The frequency of horizontal time base error, the amplitude of the longitudinal axis of the time base error.

green dot represents a bit error rate lower than the benchmark of 10-12 points. Black line benchmark specification.

Extension of the motherboard and notebook design

Quite common in the front USB 2.0 connector, connected within the connection box outside the board and the host, providing the user the sake of convenience of the hot-swap applications. USB 3.0 connector will also be bound into the design of the front panel connectors, additional connectors and internal wiring, signal quality is applied to the test.



Figure 5: USB 3.0 connector pins within the definition of

In addition, in laptop design, the widespread use of flexible cable to connect the different sub-panels to meet the light of the appearance and organization design. Impedance control of flexible cable, flexible cable connector signals continuity, not as printed circuit boards and standard connector easy to control. These will be the future of notebook computers USB 3.0 connector design challenges. How to adjust the device without using the signal (re-driver) the additional costs, import and soft front panel cable and other system design, and maintain good signal quality 5Gbps, has become an important selection of key components.


Figure 6: USB 3.0 connector and cable inside American Rui Synopsys

main terminal control chip USB3.0 FL1009, in response to the above design challenges of different systems, integrated high-performance analog physical design, complete verification of different system designs. Allow up to contain 23 cm (9 inches) the length of the line layout, the release of the circuit layout design (layout) the limitations, and allows up to 45 cm long USB3.0 front panel for additional wiring, and no additional re cost-driver, the system providers and card providers to create the highest performance products and reduce design time and costs. In addition, FL1009 is also the worlds first to support xHCI 1.0 of the SuperSpeed ??USB host chip, providing high performance and excellent compatibility.

CD4021BCN datasheetCD4021BCN suppliersCD4021BCN Price

All right reserved:icfull.com © 2010-2016 Certificate